Regviz

Espressif Systems /ESP32-H2 /LEDC /CH5_GAMMA_WR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CH5_GAMMA_WR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-H2/LEDC/CH5_GAMMA_WR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH_GAMMA_DUTY_INC)CH_GAMMA_DUTY_INC 0CH_GAMMA_DUTY_CYCLE0CH_GAMMA_SCALE0CH_GAMMA_DUTY_NUM

Description

Ledc ch5 gamma ram write register.

Fields

CH_GAMMA_DUTY_INC

Ledc ch%s gamma duty inc of current ram write address.This register is used to increase or decrease the duty of output signal on channel %s.

1: Increase 0: Decrease.
CH_GAMMA_DUTY_CYCLE

Ledc ch%s gamma duty cycle of current ram write address.The duty will change every LEDC_CH%s_GAMMA_DUTY_CYCLE on channel %s.
CH_GAMMA_SCALE

Ledc ch%s gamma scale of current ram write address.This register is used to configure the changing step scale of duty on channel %s.
CH_GAMMA_DUTY_NUM

Ledc ch%s gamma duty num of current ram write address.This register is used to control the number of times the duty cycle will be changed.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data